Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

Initializing RAM with different port widths

Altera_Forum
Honored Contributor II
‎11-23-2009 01:37 PM
1,006 Views

Hello there 

 

I have a RAM block on a Cyclone II with a 16 bit write port and an 8 bit read port. The problem is that somehow it won't be initialized it correctly by the *.mif file. Did anybody else experience this problem? 

 

Regards 

Stefan
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.