Intel HLS compiler issue

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Intel HLS compiler issue

1,117 Views

Hi,

I've been using the Intel HLS compiler for a bit now and have gone ahead and started using the tool beyond the examples provided, but I ran into an issue. Typically the software (x86) and the verilog match up. However in this instance I got a discrepancy. At first I thought it was due to using random to generate values, but as I don't change the seed the pattern should be the same across runs. Here's a small snippet:

int main(){

int ret;

bool same;

for(i=0;i<100;i++){

data = rand() % 10;

ret = comp_func(data, &same);

printf("ret : %d same?: %s\n",ret,(same)?"yes":"no");

...

}

...

}

Is this okay that there exist discrepancies between the two versions?

Thanks,

Elias

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.