Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20705 Discussions

JTAG ESD good practice

lutzek
New Contributor I
‎03-07-2021 11:56 PM
816 Views

Hello,

I am trying to find in Intel / Altera documentation a statement about ESD reliability of JTAG pins in MAX 10 devices, for now with no success. Do you know something more about it? I do not have an access to IEEE 1149.1 (JTAG) standard, so I'm not sure if it is specified there.

In case of JTAG connection, I saw some designs. In most of them there is no resistor and capacitor connected - just lines from connector goes stright to FPGA. In one design I saw 22 Ohm resistor. Also  I saw on this forum a thread, that in some issues related to signal integrity it is good to add small capacitor. Do you recomend to add i.e. a placeholder for pF capacitors "just in case" ?

Thanks for support.

0 Kudos

Link Copied

1 Reply
JohnT_Intel
Employee
‎03-08-2021 10:42 PM
776 Views

Hi,


Please refer to https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/rr/rr.pdf. We do not have specific ESD for JTAG pin


Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.