JTAG Issues Encountered While Programming SOF Files on I-series FPGA - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

JTAG Issues Encountered While Programming SOF Files on I-series FPGA

624 Views

I encountered this issue when trying to program the PCIe DMA SOF file. My SW2 is set to off/off/off/off, and SW3 is also set to off/off/off/off.

Link Copied

1 Reply

311 Views

Hello,

Did you set the smartVID correctly? fail to set this parameters correctly will lead to failure JTAG identification.

regards,

Farabi

Copy link

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.