- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I have created this simple UART project, using the Altera IP in Qsys. I am using Altera Quartus II 14.1.1. I was running the Analysis and Synthesis. Corrected a few errors and now it's giving me this error: Error (12028): Can't read or find LMF file VHDL_UART1. UART1 is the name of my Qsys file. Qsys never created a LMF file. Can't find any. At some point it once gave me a message: 'You must manually add the .qip and .sip files' after I generated the IP. I don't know if it's related. But when I do, it gives me a different error, like it can't use this file. And there are no .sip files (I am not concerned about this one right now, seems to be for simulation). Anything is possible here, I am NEW to all this... NBLink Copied
0 Replies

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page