- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi!
I want to feed an SDI Signal with a maximum high level of 800mV into an ALTERA CYCLONEII. Unfortunatly the FPGA does not recognize this low voltage in my project. Is there an option, maybe with the appropriate I/O assignment, where I can tell the FPGA to handle this input? Thanks for your help. Best regards drehstromLink Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Can you describe the source of that SDI signal? And what 'stream of data' if any does it represent?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Cyclone II differential LVDS inputs have a specified common mode voltage of 0.1 to 2.0V. Thus they should be able to receive a 0.8V signal with the negative input connected to a reference voltage of e.g. 0.4 V.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page