MAX 10 LVDS Transmitter - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

MAX 10 LVDS Transmitter

1,238 Views

hello everyone and happy new year.

http://www.alteraforum.com/forum/attachment.php?attachmentid=11708&stc=1

I'm on a new design with MAX 10 FPGA (16k logic & packaging F256).

I'm using the Bank 3 & 4 (They are optimised for LVDS Transition ) .

But, a Few pins of them are make as RX ,not TX & RX .

Are they only LVDS receiver capable ? :confused:

end where do you find the information about it ?:confused:

all the best,

thank you all for your help.

steven le mazou

21 KB

Link Copied

2 Replies

531 Views

did find my reply in this PDF 'PCG-01018-1.5 (MAX® 10 FPGA Device Family Pin Connection Guidelines)'

--- Quote Start ---

hello everyone and happy new year.

http://www.alteraforum.com/forum/attachment.php?attachmentid=11708&stc=1

I'm on a new design with MAX 10 FPGA (16k logic & packaging F256).

I'm using the Bank 3 & 4 (They are optimised for LVDS Transition ) .

But, a Few pins of them are make as RX ,not TX & RX .

Are they only LVDS receiver capable ? :confused:

end where do you find the information about it ?:confused:

all the best,

thank you all for your help.

steven le mazou

--- Quote End ---

Copy link

531 Views

I did Find my information in this PDF (MAX® 10 FPGA Device Family Pin Connection Guidelines (PCG-01018-1.5))

Copy link

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.