Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

MAX+PLUS II project not compiling in Quartus II 7.2---

Altera_Forum
Honored Contributor II
1,821 Views

Hai, 

i have MAX+PLUS II project file, which is successfully executed in MAX+PLusII, but RTL netlist viewer is not possible to open in MAX+PLUS II, so i converted this project into quartus II project (7.2 version used), after converting into quartus project& i did compiling, then VHDL sytax errors, VHDL errors are coming, then i checked compiler seetings , to change settings to AHDL --no options are there. 

 

how to run/complie the MAX+Plus II projects in qurtus II softwares?, is there any settings to change? 

if any body knows help me....
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
802 Views

usually you can just compile the files without problem. I have this thought in the back of my mind that M+P2 has really terrible VHDL support so probably allows some stuff that would be illegal in normal VHDL, and the same with AHDL. 

 

What are the errors and can you post them?
0 Kudos
Altera_Forum
Honored Contributor II
802 Views

 

--- Quote Start ---  

usually you can just compile the files without problem. I have this thought in the back of my mind that M+P2 has really terrible VHDL support so probably allows some stuff that would be illegal in normal VHDL, and the same with AHDL. 

 

What are the errors and can you post them? 

--- Quote End ---  

 

 

i got errors like this : VHDL syntax error at x.tdf near text "FUNCTION"; expecting "entity", or "architecture", or "use", or"library", or "package", or " configuration" 

like this so many VHDL syntax errors are coming
0 Kudos
Altera_Forum
Honored Contributor II
802 Views

a .tdf file is AHDL, not VHDL. I suggest fixing the errors.  

 

Why not post the project or problem files?
0 Kudos
Reply