Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
公告
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 讨论

MTBF Value for MAX V CPLD

Altera_Forum
名誉分销商 II
2,246 次查看

Hello there, 

 

I am Vijetha from iWave Systems. We are using Max v CPLD (MAX V 5M2210ZF324) in our design. We need to know what is the MTBF (Mean Time Between Failure) for MAX V CPLD of part number MAX V 5M2210ZF324. Please let us know this information ASAP. 

 

Regards, 

Vijetha
0 项奖励
2 回复数
Altera_Forum
名誉分销商 II
1,441 次查看

Hi Vijetha, 

A bit of searching around revealed the following document: 

http://www.altera.co.uk/literature/rr/rr.pdf (http://www.altera.co.uk/literature/rr/rr.pdf

 

This discusses the reliability of several device families, including MAX V. However, it does specifically focus on data retention and not necessarily all failure modes. 

 

Have a read and see if it answers your questions. I also suggest you put this question to your local Altera rep or distributor for them to answer. This forum offers a lot of experience as a result of putting these devices to use but not necessarily specific knowledge of the device testing data that Altera will have access to. 

 

Regards, 

Alex
0 项奖励
Altera_Forum
名誉分销商 II
1,441 次查看

How are you defining a failure? 

 

With programmable logic devices MTBF calculations are often dependent on the logic you program and how you use it. 

 

If you have asynchronous events that are not handled properly in the logic, your MTBF may be very low. If you "Harden" your design you can have fairly high MTBF. 

 

If you are looking only at silicon failures, the value is high, and if you are looking at single event upsets, your MTBF will depend on the your operating altitude. 

 

Pete
0 项奖励
回复