Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Make a costumized AND gate

Altera_Forum
Honored Contributor II
‎04-22-2014 06:07 PM
1,025 Views

I am new to Quartus II. 

I am designing a Block Diagram/Schematic File. I need to insert an AND gate with 2 inputs: 

1. first input is 8-bits wide 

2. second input is 1-bit wide 

 

I know how to insert a 9-bit AND gate. I want the gate with the shape that I mentioned. 

 

I do not know how to add such a gate to my file. Please help.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎04-23-2014 09:22 AM
325 Views

You cannot do that with schematics. You will have to and each bit individually. 

It could easily be done in HDL
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.