Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

Memory limit DDR3

Altera_Forum
Honored Contributor II
‎09-28-2010 09:23 AM
940 Views

I'm planning to use a Stratix IV GT 2 (EP4S40G2) and connect DDR3-DIMMs to the design. I would like to use as much memory as possible but I'm not sure what the limit is. I believe I have to combine 4 I/O banks (x16/x18) for each DDR3-DIMM interface (3A, 3B, 4A, 4B for DIMM1 and 7A, 7B, 8A, 8B for DIMM2). Is that a fact or can I connect more DIMMs in series to each interface? Is there a limit on 8 GB per DIMM or for the total amount of memory?

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎10-04-2010 08:44 PM
244 Views

The new spec estimator may be able to help? 

 

I'd expect you'd hit loading issues if you go too deep.
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.