Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

Migrating from Quartus 9.1 to 13.1

Altera_Forum
Honored Contributor II
2,060 Views

Hi everyone, 

All of our projects are under Quartus II 9.1, and we were thinking of upgrading it to the 13.1 version. 

Do you know if there is any compatibility problem if we migrate our projects from 9.1 to 13.1 ?
0 Kudos
8 Replies
Altera_Forum
Honored Contributor II
883 Views

You might have to re-generate some IP cores such as PLLs and Nios II etc.

0 Kudos
Altera_Forum
Honored Contributor II
883 Views

Yes the migration issues really depend on the IP you are using. 

 

If you are using SOPC builder and NIOS the difficulty is higher than if you are just using memories and PLL's but you may need to regenerate code IP blocks in either case. 

 

I have taken a design from Quartus 6 to 13.1 through the various versions in between. The primary issue I had was with the FFT core changing it's IO interface at one point, but most designs will compile with little issues. 

 

Pete
0 Kudos
Altera_Forum
Honored Contributor II
883 Views

Triple Speed Ethernet (if you use it) core needs to be manually replaced to newer one in 13.1.

0 Kudos
Altera_Forum
Honored Contributor II
883 Views

You can try to open your 9.1 QAR with 13.1 to see if there is any auto-upgrade performed or any warning prompting on core need to be regen. Then regen the specific cores.

0 Kudos
Altera_Forum
Honored Contributor II
883 Views

Thank you all for your replies !

0 Kudos
Altera_Forum
Honored Contributor II
883 Views

you are welcome.

0 Kudos
Altera_Forum
Honored Contributor II
883 Views

this is something from SOPC to never QSYS based design. I not sure what is your design, i guess if not consists of many complicated components, you may just rebuild directly with v13.1 .

0 Kudos
Altera_Forum
Honored Contributor II
883 Views

There were quite a few issues with QSYS, PCIe, and Transceiver cores, but at the end everything was resolved.

0 Kudos
Reply