Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

MultCore Nios II setup

Altera_Forum
Honored Contributor II
‎11-05-2009 03:19 PM
1,069 Views

Hello everyone... 

 

So, Im using a DE2 Altera board with a Cyclone ][ device to setup a multicore Nios ][ enviroment however I have some questions. 

 

According to the tutorial (Creating Multiprocessor Nios II Systems tutorial) two(or more) Nios ][ cores cannot share the same program,heap,rodata,rwdata and stack section in the shared memory. 

 

I would like to create a system where they actually share the same program section. 

 

I see no real reason why this shouldnt work aslong as I use a sepertate ONCHIP_RAM for each processor where they can store their heap,rodata etc.? 

 

Best regards 

 

RedWraith
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-05-2009 04:01 PM
390 Views

Sounds reasonable. seems like you should be able to get it to work. 

 

Jake
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.