Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Multiple Configuration ApNote

Altera_Forum
Honored Contributor II
‎08-27-2010 01:34 PM
1,228 Views

Hi, 

 

After seeing a number of users struggling with this issue, I have written a detailed ApNote showing how to implement a multiple configuration system for Altera FPGAs. The example is a Cyclone III using Active Serial mode / EPCS (on a DE0 board), but it is easily translatable to any other Altera FPGA or board. It is not complex, but getting everything right from the documentation is not absolutely obvious either. 

The ApNote and the design files are available at the top of the list available on our website (fpga.fr, go to Tech Corner > ApNotes). 

Anyone spotting a discrepancy, please let me know. 

(at the bottom of the ApNotes' first page, there is a link to download the complete archive). 

 

Hope this helps, 

Bert.
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎08-27-2010 02:08 PM
500 Views

Here is a link to the complete archive: http://www.alse-fr.com/archive/alt_remote_example.zip it makes it easier to find it. 

 

A few more posts, and you'll be able to put links yourself ;)
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎08-27-2010 03:33 PM
500 Views

thanks for posting

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.