- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi everyone
I've managed to generate a FIFO using the megafunctions in Quartus. I was wandering if there is an easy way of putting two of these FIFOs onto one device without lots of extra VHDL programming. My skills in VHDL are not that substantial! The reason is that I need a to channel (input and output) buffer. Any help greatly appreciated DanLink Copied
8 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
if you really want to avoid VHDL you can make sure the .bsf box is checked in the MegaWizard and insert multiple instances of the FIFO in a .bdf schematic file and wire them up.
or else search around for VHDL instantiation. its not all that difficult.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thank you for the quick response.
I've done what you recommended and I've now got two instances of the fifo in a schematic but if I try to run analysis and synthesis it tells me that "the top partition does not contain any logic" I haven't put any wires in because i want the outputs of both fifos to appear on the pins of the FPGA. Are there any more pointers you can give me? Thanks again Dan- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- I haven't put any wires in because i want the outputs of both fifos to appear on the pins of the FPGA. --- Quote End --- It doesn't work without explicitely placing all intended pins at the top level schematic and wiring them to the two FIFO instances.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Ahh, I see, thanks again
Dan- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
okay so now I have a schematic with the pins that i need my device to have wired into two instances of the FIFO, but when I run analysis & synthesis with that schematic as the top-level entity it says that the pins aren't driving any logic and when you run the fitter it says no logic elements are used..... I'm a little confused...
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
can you post a screen shot?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Here is a couple of screenshots:-
The first one shows the pins being rejected and the second my top level schematic. I realize that now its at the point where its saying can't use type input, output or bidirectional pins, but that still equally confuses me :S thanks in advance Dan- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Simply connect all required FIFO control inputs.

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page