Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20729 Discussions

NIOS2 reset under high temperature

Altera_Forum
Honored Contributor II
1,085 Views

Hi all, 

 

I am currently working with a Cyclone III and I have a problem with my NIOSII when the temperature reach around 83 °. 

 

My NIOSII code is executed in a DDR memory and when my CycloneIII reaches this temperature, my NIOSII is reseting 

 

I have few ideas: 

* Noise on the core voltage with this temperature. 

* Access time in the DDR too long (so the NIOSII is executing bads intructions). 

* Bad constraints in timequest. 

 

How can i identify the source of this problem ? 

Have you some ideas to fix it ? 

 

Thanks.
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
346 Views

are you passing timing? what is your clock rates for nios and ram?

0 Kudos
Altera_Forum
Honored Contributor II
346 Views

Hello, 

 

I've exactly the same problem but it's not nios2 reset but a FPGA reconfiguration.  

Someone can help me ? 

 

DDR at 166.67 MHz (same problem with DDR at 133.33 MHz) 

Nios2 at 100MHz 

 

Thanks
0 Kudos
Reply