Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Need help to see LVDS data on Signal Tab II

Altera_Forum
Honored Contributor II
‎11-18-2014 08:40 AM
1,151 Views

Hi, 

 

I am using Arrow SoCKit Evaluation Board to interface an 8 channel ADC but I am unable to see channel output on Signal Tab II (Quartus 14.0).  

 

I managed to burn the program to see Channel 1 output but it fails to program for channel 2 or all channel together.  

 

Can someone please help ? 

 

Thanks.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎05-27-2015 06:55 AM
476 Views

I think further details or elaboration on your issue observation would be required for further comment. For example, are you referring to ALTLVDS RX parallel output or serial output?

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.