Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Need help with MIPS on Altera board

Altera_Forum
Honored Contributor II
‎04-26-2010 03:10 PM
1,195 Views

Hello guys, 

I really need help with running MIPS on Altera board. If anybody can give me an idea on how to do it (somebody who has already done it or know how to do it), I would really appreciate it. Thanks a lot in advance. 

-Deepak
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎04-27-2010 06:43 AM
494 Views

 

--- Quote Start ---  

Hello guys, 

I really need help with running MIPS on Altera board. If anybody can give me an idea on how to do it (somebody who has already done it or know how to do it), I would really appreciate it. Thanks a lot in advance. 

-Deepak 

--- Quote End ---  

 

 

Hi Deepak, 

 

you mean how to map a MIPS processor on an FPGA ? 

 

Kind regards 

 

GPK
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎04-27-2010 02:41 PM
494 Views

Hey Pletz,  

Actually, if I can get any help with mapping a MIPS processor on an FPGA, that would work too. I would really appreciate your help. Thanks a lot. 

-Deepak.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.