Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21343 Discussions

Nios II floating point custom instructions

Altera_Forum
Honored Contributor II
‎11-23-2004 06:21 PM
1,837 Views

I designed a set of Nios II custom instructions implementing: 

- single precision floating point add/sub, mul and div 

- double precision floating point add/sub and div 

 

together with the relevant C routines (__addsf3, __subsf3, __mulsf3, __divsf3, __adddf3, __subdf3, __divdf3) that replace the corresponding routines in libgcc.a. 

 

The zip file also includes an implementation example targeting the Altera Nios II Stratix dev board.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎09-14-2005 06:43 AM
1,112 Views

Do you know approximately how many Megaflops per MHz is possible to obtain with a Stratix or other altera chip? 

 

Thank you for your reply. 

 

Cristian
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.