Number Representations in Cyclone II HW: Negative and FP

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Number Representations in Cyclone II HW: Negative and FP

875 Views

Hi,

I would like to inquire about the

1. negative numbers representations format, is it two's complement or MSB (1 neg and 0 positive) in Cuclone II hardware?

2. How are fractions represented, lets say 0.125? what format is specified? IEEE?

What Verilog code is used to represent both 1 and 2?

Thanks

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.