Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

ON or OFF chip termination for HSTL-I

Altera_Forum
Honored Contributor II
2,117 Views

Hi everyone, 

I have a question, can I use on-chip termination for HSTL-I interface in ARRIA GX II family devices instead of use off-chip termination on the receive group wires (bus)? 

 

Best Regards, 

Roman.
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
923 Views

Do you see any HSTL input OCT mentioned in the Arria II hardware manual? Output driver series termination and LVDS differential input parallel termination are the only available termination options with Arria II.

0 Kudos
Altera_Forum
Honored Contributor II
923 Views

Dear FvM, 

thanks for answer! 

when I said termination, I mean parallel termination like Pull-Up to half of power supply in bank! 

In all application signed this only off-chip termination on Pcb, also signed that is on-chip parallel termination (VTT) available only GZ family's of ARRIA II. I did not find an information that the customer have opportunity to use on-chip (VTT) termination for HSTL-I interface standard on ARRIA GX ... 

Could you give me a tip(s) if I can use on-chip termination or will be better using termination on Pcb? 

 

Best Regards, 

Roman.
0 Kudos
Altera_Forum
Honored Contributor II
923 Views

Yes, GZ series have parallel receiver termination for single ended IO standards. You didn't tell about GZ devices in your first post. But the feature isn't available for other Arria II devices that need off-chip termination.

0 Kudos
Reply