Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

OpenCore Designs Validate—Stratix III FPGA Advantages Increase with Design Size

Altera_Forum
Honored Contributor II
‎02-22-2009 05:15 PM
1,440 Views

Hi all, I recently found this interesting article about the comparison of Stratix-3 vs Virtex-5 at http://www.altera.com/products/devices/stratix-fpgas/stratix-iii/overview/architecture/performance/st3-opencores.html#benchmarking_and_stamping_methodology 

 

I was trying to figure out what they mean about "compile time" (e.g. if they include par) but I couldn't. I wanted to compare the results using another device (different vendor) and I need to know if par has to be included in the evaluation (it is the critical part in my tool). 

 

Thanks, 

Luciano
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎02-22-2009 06:08 PM
733 Views

Compile times includes Synthesis, Place and Route.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.