Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21600 Discussions

Output driver settings for I/O pins

Altera_Forum
Honored Contributor II
‎10-25-2011 02:06 PM
1,124 Views

All, 

 

We have a design where electromagnetic coupling is causing signal 

degradation of output signals from our CPLD to neighbor CPLD connection to the point where edges are being misinterpreted. 

 

We are currently working on the problem but I would also like to know 

what if any settings some of you have used to maybe have a better 

signal quality on output drivers ? Increasing current driver strength will most likely not help us since the connection on our circuit board is approx 6 cm long from CPLD to the next IC.  

 

Thanks a bunch in advance !! 

Eric
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎10-25-2011 03:03 PM
372 Views

I think increasing current driver strength would indeed increase your problems since it is supposed to generate faster edges, then more emi. 

The solution is a better and emi aware pcb design, possibly inserting series termination resistances on long traces. But I guess you can't change anything in your actual pcb. 

Then you must somehow filter out the generated noise, but the optimal solution depends from several factors, i.e. operating frequency and type of signals involved.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.