Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Output enables MAX3000 in QII 9.0

Altera_Forum
Honored Contributor II
1,175 Views

Hi, 

I will compile my old project in newer version QII 9.0 and I have problem with fitter with next message: "Error: Design requires 8 output enable signals, but the device can contain only 6 output enable signals". 

In older QII 6.0 was not a problem.  

 

How to reduce design output enable signals manually? 

Help me, please. 

 

Thank You 

L.
0 Kudos
0 Replies
Reply