Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Output enables MAX3000 in QII 9.0

Altera_Forum
Honored Contributor II
‎01-12-2012 12:12 PM
1,175 Views

Hi, 

I will compile my old project in newer version QII 9.0 and I have problem with fitter with next message: "Error: Design requires 8 output enable signals, but the device can contain only 6 output enable signals". 

In older QII 6.0 was not a problem.  

 

How to reduce design output enable signals manually? 

Help me, please. 

 

Thank You 

L.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.