Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Outputs states during boot

Quentin33
Novice
‎03-25-2022 01:06 AM
759 Views

Hello,

 

We work on MAX10 intel FPGA 10M40DAF484C8G. When we power up the FPGA, all outputs go to high state level during the boot sequence.

Is there a possibility to hold all outputs to tri state level during the boot ?

 

When we use Crypted pof, the boot sequence take more time and make us some issues on our equipment.

 

Best regards

0 Kudos

Link Copied

1 Reply
YuanLi_S_Intel
Employee
‎03-30-2022 09:28 PM
712 Views

MAX10 is by default in tri-state during power up, before user mode.


0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.