- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
We work on MAX10 intel FPGA 10M40DAF484C8G. When we power up the FPGA, all outputs go to high state level during the boot sequence.
Is there a possibility to hold all outputs to tri state level during the boot ?
When we use Crypted pof, the boot sequence take more time and make us some issues on our equipment.
Best regards
Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
MAX10 is by default in tri-state during power up, before user mode.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page