Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

PCI express and non maskable interrupts.

Altera_Forum
Honored Contributor II
‎02-24-2015 08:31 PM
2,106 Views

Hi 

 

I have a Cyclone IV GX as a PCI express endpoint and I am wondering if it is possible to generate a non maskable interrupt to a root port for debugging purpose?  

 

Thank you
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎02-25-2015 09:44 AM
1,366 Views

It depends on the root port, and then whether the OS (on the root port) allows you to (easily) access to generating NMI from an MSI-X interrupt. 

If you read section 10.11 of 'Intel® 64 and IA-32 Architectures Software Developer’s Manual Volume 3A: System Programming Guide, Part 1' (253668-053US) you'll see that MSI-X can generate NMI on Intel cpus.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.