Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

PCIe DMA chaninig example

Altera_Forum
Honored Contributor II
‎07-02-2012 04:20 AM
1,084 Views

I simulated the chaining DMA example of PCI express,what I observed in simulation was the initially the "start of packet" & "end of packet signal" was high and were changing randomly for some time,then a data packet was sent,and again random data was observed 

Can anybody explain what flow how the chaining dma example works  

like 

1.initilization phase.2....phase.3........phase
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.