Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21607 Discussions

PCIe simulation guideline

Altera_Forum
Honored Contributor II
‎01-23-2015 11:09 AM
1,288 Views

Hi, 

 

I am using PCIe hard IP in cyclone-V device with eight MSI to GIC generator IP to give interrupt sequence to HPS in Qsys. Please help me to guide with step by step that how simulate this design in modelsim 10.1?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎01-23-2015 12:14 PM
386 Views

Hi , 

 

when you want to use PCIe hard ip for cyclone v you can just generate in qsys the simulation files for it. Then look into the file avmm_bfm_driver , there is some example code within. You also should have a look into the user guide. There is everything expained what you need! 

 

Kr, 

Florian
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.