Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21344 Discussions

PFL Enhanced Bitstream Decompression

Altera_Forum
Honored Contributor II
‎05-03-2012 10:30 PM
1,028 Views

Do we have to set the Msel pins to decompression enabled ("001") if only using enhanced bitstream decompression in PFL and not using decompression in FPGA? 

 

Currently we have a board that is already set to FPP configuration scheme (Msel pins set to "000") and we need to compression the bitstream (.pof/.rbf) to reduce the remote update time.  

 

Thank you, 

Rish
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎08-22-2013 08:06 PM
341 Views

What Altera family device are You asking about?

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.