Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
The Intel sign-in experience is changing in February to support enhanced security controls. If you sign in, click here for more information.
19696 Discussions

PLL Source Synchronous Mode

Altera_Forum
Honored Contributor II
900 Views

Does anybody know which data is used for a clock to synchronize with it when a PLL is set to the source synchronous mode? Many thanks.

0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
150 Views

 

--- Quote Start ---  

Do anybody know which data is used for a clock to synchronize with it when a PLL is set to the source synchronous mode? Many thanks. 

--- Quote End ---  

 

 

That data which s latched by PLL ouput clock
Altera_Forum
Honored Contributor II
150 Views

Thank you very much.

Reply