Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20703 Discussions

PLL Source Synchronous Mode

Altera_Forum
Honored Contributor II
‎05-31-2017 10:36 AM
1,113 Views

Does anybody know which data is used for a clock to synchronize with it when a PLL is set to the source synchronous mode? Many thanks.

0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎05-31-2017 11:09 AM
363 Views

 

--- Quote Start ---  

Do anybody know which data is used for a clock to synchronize with it when a PLL is set to the source synchronous mode? Many thanks. 

--- Quote End ---  

 

 

That data which s latched by PLL ouput clock
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎05-31-2017 12:38 PM
363 Views

Thank you very much.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.