Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Pci i/o drive voltage

Altera_Forum
Honored Contributor II
‎04-03-2013 03:37 AM
1,171 Views

Anybody please help!! 

 

PCI I/O pins in ALTERA STRATIX are specified as 5V tolerant if we activate the clamp diode in the design handbook if . Kindly say whether a 5V logic input can be tied to this pin continuously during operation. Will it effect the performance or damage the device??. 

 

How much is the tolerable input pin current if configured as PCI I/O.  

 

Thanks in advance. 

 

Regards 

Phaniendra
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.