Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

Phase Warning doesn't match what I have on PLL specs and .sdc file

Altera_Forum
Honored Contributor II
982 Views

I have set the phase for a clock in my .sdc file to be 72.00 and I also set it as 72.00 in the specs for the PLL in the MegaWizard plug in. But everytime I compile the project I get the warning: expected 2.96 found 72.00 :confused: 

 

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
316 Views

Are you confusing the tools by specifying one phase in degrees and the other in ns or ps? The MegaWizard will allow you to specify your phase in degrees or time. I suspect the sdc defaults to time. 

 

Cheers, 

Alex
0 Kudos
Reply