Port rate, required width

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Port rate, required width

1,694 Views

I am trying to find information about how the port rate is determined for an output. I have a output driving the clock to an DAC. During compilation i got a critical warning that the combination of I/O standard and drive strength (3.3V LVCMOS and minimum current) only supported less than 64MHz. Time Quest reported that the minimum pulse width requirement was not met (required 15.686, actual 10.000). I tried changing the drive strength to maximum and the warning went away, but Time Quest still report the same minimum pulse width violation. I am working with a EP3C80F484C8 device.

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.