Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Power dissipation of design without any logic

Altera_Forum
Honored Contributor II
1,238 Views

A design without any logic is compiled and analysed in PowerPlay Tool,the result as below, 

Core dynamic thermal power dissipation: 0mw 

Core static thermal power dissipation: 79.98mw 

I/O thermal power dissipation: 30.07mw 

 

Is static dissipation too much high for Ep2c35? 

Why in a no logic design still exist I/O dissipation? 

Thank you!
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
527 Views

Well, to start with, there is a thing called a leakage current ;)

0 Kudos
Altera_Forum
Honored Contributor II
527 Views

 

--- Quote Start ---  

Well, to start with, there is a thing called a leakage current ;) 

--- Quote End ---  

 

 

I know the leakage currnet caused the static power disspation,thanks anyway
0 Kudos
Reply