Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21216 Discussions

Problem with AXI Timeout Bridge

Altera_Forum
Honored Contributor II
‎02-27-2018 12:42 PM
2,228 Views

I have a Qsys system with HPS connected to Avalon slaves with a AXI Timeout bridge in between (hps - AXI Timeout Bridge - Avalon slaves) to access unresponsive slaves. (Cyclone V FPGA) 

 

But the AXI timeout briege does not seems to function as expected.  

 

Using Signal tap and System console, it was found transactions (write/read signals) are visible on the slave side of the AXI timeout bridge but not on the master side connected to slaves. The state SLAVE DEAD is high all the time. Unable to find where it has gone wrong. Is there something to do with the compatibility between the AXI4 Master and avalon MM slaves?
0 Kudos

Link Copied

1 Reply
TomCarpenter
New Contributor I
‎03-27-2024 06:04 AM
735 Views

Did you ever find a resolution to this? I have exactly the same issue with an AXI Timeout Bridge connected to an Arria 10 LW master, with Avalon-MM devices on the other side of the bridge.

 

With the bridge in place I can no longer access any downstream devices on the master side of the bridge.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.