Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21335 Discussions

Problem with the VIP suite on SoPC builder for a C25 board

Altera_Forum
Honored Contributor II
1,099 Views

Hello, 

 

I am a newbie on Quartus II and I would like to use the VIP suite in order to add 2 input video data stream and display the mixed video data stream on the screen. I am working on a cyclone III C25F324C8 board associated to a BItec HSMC quad video. I used the 1080P Quad Video mosaic design provided by Altera for the C120 board and tried to adapt it to the C25. Thus, I used a ssram, a flash CFI and an avalon tristate bridge instead of a DDR2 because this memory design worked for the old quad video mosaic design example which was for a C25. 

I am having some trouble with the SoPC builder. I connect the 2 frame buffers (from my 2 video inputs) to the avalon pipeline bridges. But then, when I connect the masters of the pipeline bridges to the avalon tristate slave, the following errors appeared :  

 

Error: ssram.s1: Appears at more than one address (0x02000000, 0x06000000) 

Error: cfi_flash.s1: Appears at more than one address (0x01000000, 0x05000000) 

 

Does someone has an idea ? Should I connect them elsewhere ? I also tried to put a DDR but I don't know how to configure it so it did not work. 

 

Thank you, 

 

Myriam
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
391 Views

Can you post a screenshot of your system? This is a problem that to my understanding will be fixed in 9.1. It's a problem with going through two bridges to get to the ssram and cfi flash. Here are two things to try. 

 

1 - Manually specify the base address of your pipeline bridge to be 0x00000000. 

2 - If# 1 doesn't work, manually set the base address of your pipeline bridges to match the base address of whichever component has the lowest base address on your tristate bridge. In this case it's your CFI flash (0x01000000 or 0x05000000). 

 

Jake
0 Kudos
Altera_Forum
Honored Contributor II
391 Views

Your first method worked.  

Thank you !
0 Kudos
Altera_Forum
Honored Contributor II
391 Views

Now, to do what I want (add 2 PAL video input signals and displayd the added signal on a screen HD), what do I need to change in the VIP suite provided to display a mosaic on a C120 board ? I think I don't have to change the clock video input, clipper, color plane sequencer, chroma resampler, color space converter and deinterlacer even though I am working on PAL. Then, I need to change the Scaler ? 

Actually, where does the mosaic design (screen divided in 4) is specified ? In NIOS II ? 

Altera's literature is quite obscure to me...
0 Kudos
Altera_Forum
Honored Contributor II
391 Views

Isn't the mosaic design a bitec design. I would think the documentation would be available on the bitec website. 

 

Jake
0 Kudos
Reply