Procedural Assignment

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Procedural Assignment

1,451 Views

I have a few fundamental questions to ask:

Question:

1. When writing test bench, are the combinational and sequential logic important?

2. From the attachment, why this assignment (a <=# 5 b)is under comb logic? at the same time, why this assignment (q <=# 5 d)is under seq logic? Shouldn't be the same?

3. Why inertial and transport delay are under comb logic? there is no inertial and transport delay in seq logic?

thanks

81 KB

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.