Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18498 Discussions

Program verificaion failure

MPogo1
Beginner
116 Views

I am trying to program an EP3SE50F484C2 in FAST ACTIVE SERIAL mode using an EPCS16 configuration device. I have compression turned on. It worked the first time with a passing verification. The second and all subsequent time verification fails. I have replaced the  EPCS16 twice with no success. When run examine I get a different check sum each time, as if it were reading garbage. I have programed the gate array using the JTAG port successfully and the programed  EP3SE50F484C2 operates properly. What can I do short of replacing the gate array.

Thanks for your assistance

0 Kudos
1 Reply
NurAiman_M_Intel
Employee
105 Views

Hi,


Thank you for contacting Intel community.


Please be noted that EP3SE50F484C2 has been obsolete hence we have limited information for the device. However it is recommended to refer to Stratix III handbook(page 349) for further information on Fast Active Serial and EPCS datasheet for EPCS.


Stratix III handbook:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/stx3/stratix3_handbook.p...


EPCS datasheet:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cfg/cyc_c51014.pdf


Thank you.


Regards,

Aiman



Reply