Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21207 Discussions

Program verificaion failure

MPogo1
Beginner
‎11-02-2020 06:35 PM
606 Views

I am trying to program an EP3SE50F484C2 in FAST ACTIVE SERIAL mode using an EPCS16 configuration device. I have compression turned on. It worked the first time with a passing verification. The second and all subsequent time verification fails. I have replaced the  EPCS16 twice with no success. When run examine I get a different check sum each time, as if it were reading garbage. I have programed the gate array using the JTAG port successfully and the programed  EP3SE50F484C2 operates properly. What can I do short of replacing the gate array.

Thanks for your assistance

0 Kudos

Link Copied

1 Reply
NurAiman_M_Intel
Employee
‎11-03-2020 12:27 AM
595 Views

Hi,


Thank you for contacting Intel community.


Please be noted that EP3SE50F484C2 has been obsolete hence we have limited information for the device. However it is recommended to refer to Stratix III handbook(page 349) for further information on Fast Active Serial and EPCS datasheet for EPCS.


Stratix III handbook:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/stx3/stratix3_handbook.pdf


EPCS datasheet:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cfg/cyc_c51014.pdf


Thank you.


Regards,

Aiman



0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.