Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21345 Discussions

Quartus 9.1 SOPC megacore problem

Altera_Forum
Honored Contributor II
1,110 Views

Hi, 

 

I'm relatively new to Quartus, so I apologize if this is a straight forward fix. 

 

I'm using Quartus 9.1, and trying to create a DDR2 SDRAM megacore function for a Stratix II device in SOPC builder. However, when I add the module and choose to edit, nothing happened. 

 

On a colleagues version of Quartus (approx. 6) the ability to edit the module's Parameters and Constraints appears automatically. 

 

How do I edit the memory module? 

 

Thankyou in advance, 

Tom.
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
368 Views

What Operating System are you running? 

 

There was a bug long ago (about the 5.0 time frame) where the DDR megacore GUI wouldn't work if the system reference clock frequency had too many digits after the decimal point. But I believe that was fixed several years ago. 

 

Jake
0 Kudos
Altera_Forum
Honored Contributor II
368 Views

Hi Jake, 

 

I am operating a Windows XP currently, but have also tried it on a Linux OS (although that was Quartus 8.0) 

 

The error seems to be that IP Toolbench doesn't launch after adding a component to SOPC Builder. Strangely though, after installing the full version trial, the web edition now can launch IP Toolbench, so the problem can be worked around. 

 

As for the clock frequency, I have tried to use the values: 

50.0 

250.0 

 

Tom
0 Kudos
Reply