Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Question about AltLVDS megafunction and BLVDS

Altera_Forum
Honored Contributor II
1,209 Views

Now I could use AltLVDS megafunction to impletement the 2 device T/R,but if I connect more than 2 cyclone III,could this IP support Bus LVDS?

0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
519 Views

The send/reveive control and BLVDS output enable has to managed in your application. The soft LVDS core should be able to interface BLVD I/O standard, I'm not sure about the didicated hardware SERDES blocks of Stratix and Arria. Simply set up a test design.

0 Kudos
Altera_Forum
Honored Contributor II
519 Views

Thank you for your fast response,FvM:-) So I need both TX and RX block for every node.In the other words the ALTLVDS is an SERDES and Physical IO core,right? I notice that this core must have the CLK input,is it possible to provide the clk by each node seprately or I should have a APP to recover the CLK?

0 Kudos
Altera_Forum
Honored Contributor II
519 Views

The problem of needing a clock with synchronous data transmission hasn't particularly to do with BLVDS. A common clock must be provided in any case. Cyclone III doesn't have a clock recovery option, however. For lower speeds up to several 10 MBit/s, an UART protocol can be a solution.

0 Kudos
Altera_Forum
Honored Contributor II
519 Views

Clearly,thank you!:)

0 Kudos
Reply