Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21592 Discussions

Question about the carry chain of V generation deivces

Altera_Forum
Honored Contributor II
‎09-24-2015 08:37 AM
1,053 Views

Hi guys, 

 

I read CycloneV&Arria V deivces handbook, there is comments "The two-bit carry select feature in Arria V devices halves the propagation delay of carry chains within the ALM" in LAB chapter. How to understant above comments? What's the "two-bit carry select feature"? 

 

I think it compares with old devices families (for example Cyclone II, Cyclone III, Arria GX, Stratix II, and so on...), however, i still don't have any idea about the propagation delay of the carry chain inside other old devices? Can anyone give me such delay data? 

 

Thanks in advacne!
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.