CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
I have following question of Altera tools: 1. How do I generate RAMs in Altera designs? 2. How do i generate FIR low pass filters? 3. How do I generate PLL? 4. Any body know if Altera has TinyAES encryption tool? thanks hari
1. You can use the megawazard/ip catalog or infer them from your HDL
2. use the FIR generator from the megawizard/ip catalog 3. Use the megawizard/ip catalog 4. You might need to find a core from elsewhere/generate your own.
