Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21582 Discussions

RLDRAM II Simulation Issues

Altera_Forum
Honored Contributor II
‎12-14-2012 06:41 PM
1,001 Views

I generated a RLDRAM II controller in Quartus and now I'm verify the functionality. The status of the RLDRAM controller passed (local_init_done and local_int_success), but the mem_we_n appears 27.5 ns before the mem_dq. The mem_cs_n goes low with the mem_we_n, but the data (dq) does not line up. 

 

Suggestions?
Preview file
261 KB
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.