Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

Reduce Pin to Pin Propagation delay.

Altera_Forum
Honored Contributor II
‎02-02-2010 02:46 PM
924 Views

I have a signal in a Cyclone II device that simply travels from an input pin to an output pin without any intervening logic; however, the propagation delay is 11 ns. Is there a way to reduce the delay?

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.