Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Reprogramming protection?

Altera_Forum
Honored Contributor II
‎11-16-2009 11:27 AM
1,127 Views

I want to reprogram a MAX II CPLD (EPM1270T144C5N) with USB-Blaster download cable. Programmer can’t access JTAG chain despite I have verified that voltages on board and on 10-pin male header are right. I doubt that CPLD is protected against reprogramming because I see the blue light on USB-Blaster for few seconds. May be? Are there other software settings to configure? For example, configuring a JTAG Server in Hardware Setup is necessary? What can I do yet?  

Thanks, ;) 

Fabio
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-16-2009 11:44 AM
439 Views

"Can't access JTAG chain" means that the device isn't accessed at all. It#s usually due to a wiring error. MAX II has a readout protection (security bit) and no overwrite protection. If it had, it would no affect the ability to identify the device on a JTAG chain. 

 

Some older CPLD devives had on option to disable the JTAG interface after programming, but MAX II hasn't. Generally, you should follow the JTAG troubleshooting tips in the MAX II devive manual.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.