Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Rpullup value for Weak Pull-Up Resistor option ?

Altera_Forum
Honored Contributor II
‎03-14-2011 10:05 AM
1,451 Views

Hello folks, 

 

These is an option in the Quartus II assignment editor:  

"Weak Pull-Up Resistor". Is this the resistor mentioned in the Max II Device handbook in Chapter 5 table 5-4, Rpullup = 5 to 25 k Ohms ? 

 

Thanks, 

Eric
0 Kudos

Link Copied

3 Replies
Altera_Forum
Honored Contributor II
‎03-23-2011 12:36 PM
732 Views

I think it is

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎04-04-2011 11:50 AM
732 Views

Hi cioma, 

 

do you know if is it possible to apply pull-down and pull-up resistor by using schematics instead of VHDL for programming CPLD? 

 

thanks/Jair
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎04-04-2011 02:44 PM
732 Views

Sure, why not? 

Just make sure you either disable internal pull-ups or override their value with the value of external resistor.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.