Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Rref pins stratix v gx

Altera_Forum
Honored Contributor II
‎02-05-2013 08:02 AM
1,106 Views

Hello! The Board of the company HiTechGlobal S5-PCIE pins RREF  

transceiver banks FPGA Stratix V GX are connected to the GND through resistors 2 kom. 

In the recommendation of the Altera written that these pins should be connected 

through a resistor 1.8 kom. Can the violation of the recommendations 

lead to the malfunction of transceiver banks?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎04-22-2013 09:38 PM
422 Views

Hi, 

 

Do you have anything new on this issue? 

I am using this board and having some problems with the PCIe interface. 

 

Thank you
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.