Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20714 Discussions

Rref pins stratix v gx

Altera_Forum
Honored Contributor II
933 Views

Hello! The Board of the company HiTechGlobal S5-PCIE pins RREF  

transceiver banks FPGA Stratix V GX are connected to the GND through resistors 2 kom. 

In the recommendation of the Altera written that these pins should be connected 

through a resistor 1.8 kom. Can the violation of the recommendations 

lead to the malfunction of transceiver banks?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
249 Views

Hi, 

 

Do you have anything new on this issue? 

I am using this board and having some problems with the PCIe interface. 

 

Thank you
0 Kudos
Reply