S10 device PCIE3.0 example design - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

S10 device PCIE3.0 example design

424 Views

can you offer a s10 device pcie3.0x16 example design which is performance test not pio，tks

Link Copied

1 Reply

277 Views

Hi Sir,

All available example design can be search in design store. You can check which design is suit to your needs.

https://fpgacloud.intel.com/devstore/

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.