- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
You can achive this core if you'd like, good luck!
small error, delete fifo_buffer.v in class.ptf in line: verilog_synthesis_files = "crc_unit_7.v,fifo_buffer.v,sd_controller.v,sd_host.v"; This core is working as master in the same time and writing read data to memory directly.Link Copied
5 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks a lot. Now I can do using it.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
i have a ?? for Sd card i have only have to put the Core inthe FPGA?? im ussing Cyclone2 because im trying to fin a wait to put data in the SD card...and do u have to use
ulinux??- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- originally posted by pakolg@Nov 28 2006, 06:40 PM i have a ?? for sd card i have only have to put the core inthe fpga?? im ussing cyclone2 because im trying to fin a wait to put data in the sd card...and do u have to use
ulinux??
<div align='right'><{post_snapback}> (index.php?act=findpost&pid=19668)
--- quote end ---
--- Quote End --- In this version was realized just reading. You may use it for uclinux for reading SD but you should write some drivers for this OS.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page