Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20702 Discussions

SOPC instantiation of clock signals

Altera_Forum
Honored Contributor II
906 Views

I am using the UP's clock signals for DE-series boards. 

I am using the signals for VGA output. I am just confused how to instantiate the following signals. 

 

char_buff_sopc_inst : char_buff_sopc 

port map( 

-- global signal 

clk_0 => CLOCK_50, 

reset_n => KEY(0), 

 

-- VGA Controller 

VGA_BLANK_from_the_video_vga_controller_0 => VGA_BLANK, 

VGA_B_from_the_video_vga_controller_0 => VGA_B, 

VGA_CLK_from_the_video_vga_controller_0 => VGA_CLK, 

VGA_G_from_the_video_vga_controller_0 => VGA_G, 

VGA_HS_from_the_video_vga_controller_0 => VGA_HS, 

VGA_R_from_the_video_vga_controller_0 => VGA_R, 

VGA_SYNC_from_the_video_vga_controller_0 => VGA_SYNC, 

VGA_VS_from_the_video_vga_controller_0 => VGA_VS, 

clocks_0_VGA_CLK_out => clocks_0_VGA_CLK_out, 

clocks_0_sys_clk_out => clocks_0_sys_clk_out,  

); 

 

 

where should I connect these signals? 

I would really appreciate the help. 

 

BR 

glenn
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
176 Views

anyone? please...

0 Kudos
Altera_Forum
Honored Contributor II
176 Views

Where do they come/go inside the SOPC? 

VGA_CLK_OUT sounds like it should go/come from the board's VGA chip.
0 Kudos
Reply